Design of Low Power and High Speed CMOS Comparator for A/D Converter Application
| dc.contributor.author | Yewale, Shubhara | |
| dc.contributor.author | Gamad, Radheshyam | |
| dc.date.accessioned | 2016-11-14T11:56:35Z | |
| dc.date.available | 2016-11-14T11:56:35Z | |
| dc.date.issued | 2012-04 | |
| dc.description.abstract | This paper presents an improved method for design of CMOS comparator based on a preamplifier-latch circuit driven by a clock. Design is intended to be implemented in Sigma-delta Analog-to-Digital Converter (ADC). The main advantage of this design is capable to reduce power dissipation and increase speed of an ADC. The design is simulated in 0.18 μm CMOS Technology with Cadence environment. Proposed design exhibits good accuracy and a low power consumption about 102 μW with operating sampling frequency 125 MHz and 1.8 V supply. Simulation results are reported and compared with earlier work done and improvements are observed in this work. | en_US |
| dc.identifier.citation | Wireless Engineering and Technology, 2012, 3, 90-95 | en_US |
| dc.identifier.uri | http://dx.doi.org/10.4236/wet.2012.32015 | |
| dc.identifier.uri | http://hdl.handle.net/123456789/1230 | |
| dc.language.iso | en | en_US |
| dc.publisher | Scientific Research Publishing | en_US |
| dc.subject | CMOS Comparato | en_US |
| dc.subject | Low Power | en_US |
| dc.subject | High Speed | en_US |
| dc.subject | Sigma-Delta ADC and Cadence | en_US |
| dc.title | Design of Low Power and High Speed CMOS Comparator for A/D Converter Application | en_US |
| dc.type | Article | en_US |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- Design of Low Power and High Speed CMOS Comparator for AD Converter Application.pdf
- Size:
- 1.32 MB
- Format:
- Adobe Portable Document Format
- Description:
- Full text
License bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- license.txt
- Size:
- 1.71 KB
- Format:
- Item-specific license agreed upon to submission
- Description: